Abstract: The effectiveness of the compact well contact ring layout geometry in mitigating the single event transients (SETs) in 65-nm bulk CMOS process is studied by technology computer-aided design (TCAD)+SPICE mixed-mode simulations. The SET pulse width is found to be decreased by >8% with this layout approach in normal ion strikes compared with conventional layout design. By well potential control and pulse quenching, the SET pulse is narrowed by >80% when the ion incident angle exceeds 45°, suggesting even better effectiveness for angled ion strikes. The deep N-well process incurs shorter SET pulses compared with the twin-well process due to the funneling length reduction, promising the best SET mitigation effect if the deep N-well process and the compact well contact ring layout are simultaneously used. Keywords: well contact, CMOS, single event transient, charge sharing, funneling length Classification: Electron devices, circuits and modules 
Introduction
The single event transient (SET) is projected to be a dominating reliability issue for aerospace integrated circuits (ICs) in advanced technologies [1] . With technology scaling and higher operating frequency, the nanometer ICs are more vulnerable to heavy ion strikes due to lower upset threshold and enhanced charge sharing [2, 3] . As a result, it is imperative to mitigate SETs in nano-scale ICs.
To mitigate SETs in the downsized technology, a number of studies have been reported, including the radiation hardened by design (RHBD) and radiation hardened by process (RHBP) techniques [4, 5, 6, 7] . Balaji Narasimham, et al, have shown the effect of well contacts and guard bands in mitigating long SETs in a 130-nm CMOS process [8] . However, the results may differ significantly in smaller dimensions of technology and the angular effects are not covered in this work. Jianjun Chen, et al, found that the source plays different roles in SET production for PMOS and NMOS, based on which different layout designs were proposed for PMOS and NMOS SET mitigation [9] . However, the proposed method requires delicate compromise among the bipolar effect mitigation, the area and the performance. Yibai He, et al, proposed the selectively implanted deep-N-well structure for PMOS SET mitigation [10] . But the effectiveness for NMOS SET mitigation can hardly be improved.
In this paper, the effectiveness of the compact well contact ring layout for mitigating SETs in 65-nm bulk CMOS process is investigated by way of TCAD+ SPICE mixed-mode numerical simulations. And the well-structure and ion incident angle dependencies of this layout approach are studied as well. The results indicate that the layout approach can effectively reduce the SET pulse width, and the deep N-well process is more beneficial to the SET mitigation compared with ordinary twin-well process.
The effectiveness of the layout approach
A six-stage inverter chain as shown in Fig. 1 was constructed for the TCAD+ SPICE mixed-mode simulations to characterize the SET generation and propagation in heavy ion strikes.
The NMOSFET N1 was constructed in 3-D TCAD model by the Cogenda software, while the other transistors in the circuit were connected in SPICE models. The conventional discrete well contacts and the compact well contact ring structures for the TCAD transistor model were both generated as shown in Fig. 2 . All TCAD models were calibrated to match the DC characteristics of SPICE models in a commercial 65-nm bulk CMOS process.
In the discrete well contacts structure, the well contacts are sparsely arranged parallel to the transistor, while in the compact well contact ring structure, the transistor is tightly surrounded by biserial well contacts which form a compact ring. The substrate contacts are placed apart from the transistor for both structures.
The initial value of the input Vin is 0, so the NMOSFET N1 is off and it is single event sensitive as the drain junction is reversely biased. The 48 Ti 12+ ion (atomic number = 22, mass number = 48, charge number = 12, energy = 149 MeV, LET = 22.6 MeV·cm 2 /mg) is selected as the incident ion which hits the drain center of the NMOSFET N1 vertically. The SET voltage pulses observed at the drain terminal of N1 for different well contact structures are plotted in Fig. 3 . Fig. 3 suggests that the SET pulse width is decreased from 137 ps to 126 ps, a deduction of more than 8%, with the compact well contact ring structure compared with the discrete well contacts structure.
Moreover, the well potential maps of different structures before and 400 ps after the ion strike are plotted in Fig. 4 . Fig. 4 strongly indicates better well potential recovery capability of the compact well contact ring structure after ion strike compared with the discrete well contacts structure. The well potentials at the substrate center of the discrete well contacts structure at 400 ps after ion strike are −5.11 V, −5.02 V, and −4.84 V. However, the well potentials of the compact well contact ring structure at the With better well potential maintenance and SET suppression abilities, the effectiveness of the compact well contact ring layout in mitigating the SETs is clearly manifested. In the following discussions, some influencing factors as the well structure and the ion incident angle are considered, which improves the assessment of this layout approach.
Impacts of well structure and ion incident angle
The NMOSFETs N1 and N2 in Fig. 1 were constructed in 3-D TCAD model by the ordinary twin-well process and the deep N-well (DNW) process respectively with the compact well contact ring structure as shown in Fig. 2(b) . The other transistors in the circuit were connected in SPICE models. N1 and N2 were intentionally placed at the minimum distance approved by the 65-nm design rules to enhance the charge sharing effect. The two transistors were back-to-back placed with the drain terminals close to each other. The cross view of the twin-well NMOSFETs TCAD structure is shown in Fig. 5 . Vin is set to be 0. The SET characteristics were featured by the SET pulse width, the collected charge and the funneling length as discussed below.
SET pulse width
The SET voltage pulse shapes at the nodes V1 and V2 in the twin-well NMOSFEThit (N-hit) and the deep N-well NMOSFET-hit (DNW-hit) cases and with varying Fig. 4 . The well potential maps of (a) discrete well contacts device before ion strike, (b) discrete well contacts device at 400 ps after ion strike, (c) compact well contact ring device before ion strike and (d) compact well contact ring device at 400 ps after ion strike. The potentials at the substrate center after ion strikes are highlighted. ion incident angles of 0°, 30°, 45°and 60°are plotted in Fig. 6 . In the subsequent analysis, the ion incident angle is represented by the Greek alphabet θ.
For both kinds of transistors, with the ion incident angle increased, the SET pulse width decreases. The deep N-well process incurs shorter SET pulses compared to the twin-well process. The SET pulse broadening and quenching effects are observed in Fig. 6 . A complete list of the SET pulse widths at the nodes V1 and V2 for all simulated cases is shown in Table I .
The pulse broadening or quenching ratio (abbreviated as PBQR) is calculated as
If PBQR is positive, it means that the SET pulse is broadened from the node V1 to the node V2, otherwise the SET pulse is narrowed. Table I shows that for both kinds of transistors, when ¼ 0°or 30°the SET pulse is slightly broadened from the node V1 to the node V2. However, when ¼ 45°or 60°the SET pulse is dramatically compressed and the quenching ratio (absolute value) increases with increasing θ. Particularly, when ¼ 60°the SET pulse is totally eliminated at the node V2. Overall, there is obvious compressing tendency in the SET pulse width with increasing ion incident angle, which can be attributed to the charge sharing effect.
Collected charge
By integrating the SET currents over time, the single event charge collected by the nodes V1 and V2 can be calculated, noted as Q1 and Q2. The charge collection amounts of the N-hit and DNW-hit cases for different ion incident angles are shown in stack histograms in Fig. 7 . As Fig. 7 suggests, with increasing ion incident angle, the charge collection amount Q1 decreases linearly while Q2 increases dramatically. Since Q1 adds to the SET pulse width, while Q2 detracts from it, the enhanced charge sharing induced by increasing ion incident angle necessarily reduces the SET pulse width. The charge collection amount of the deep N-well process is decreased by at least 25% compared with that of the twin-well process, indicating better single event tolerance of the deep N-well process.
Funneling length
The less charge collection amount of the deep N-well process is probably due to the reduction of charge generation length, or funneling length in the existence of the deep N-well region [11] . The funneling length along the ion track can be obtained by dividing the collected charge by the struck ion LET. Since the ionization charges in the funnel region may not all be collected by the drain terminals, the charge collection in the source terminals and the well contact electrodes should also be considered in the total collected charge calculation. With the relationship of 1 pC/µm = 96.6 MeV·cm 2 /mg for silicon material, the funneling lengths of the N-hit and DNW-hit cases in ¼ 0°are calculated and shown in Table II. As Table II suggests, the funneling length of DNW NMOS, which is approximately equal to the depth of deep N-well center, is distinctly smaller than that of the twin-well NMOS.
Actually, the funneling profiles immediately after ion incidence for twin-well and DNW NMOSFETs were obtained by TCAD simulations which are shown in Fig. 8 .
The funnel bottom of the DNW NMOS, lying around the deep N-well location, is obviously higher than that of the twin-well NMOS, suggesting the cutting off of funneling length by the deep N-well, which helps reducing the single event charge generation and hence charge collection.
Conclusion
The compact well contact ring layout approach for mitigating the SETs in 65-nm bulk CMOS process is investigated by TCAD+SPICE mixed-mode simulations. The layout approach is found effective in normal ion strikes as the SET pulse width can be decreased by at least 8% and the well potential recovers faster compared with conventional layout design. The SET pulse width reduces by at least 80% when the ion incident angle is larger than 45°due to the enhanced charge sharing induced pulse quenching effect. The effectiveness of the layout approach is improved for angled ion strikes by the well potential control and pulse quenching. Better SET tolerance is suggested for the deep N-well process compared with the ordinary twin-well process as the charge collection amount is decreased by more than 25% due to funneling length reduction. The best SET mitigation effect is then expected for the combination of the compact well contact ring layout and the deep N-well process.
